Part Number Hot Search : 
TLP3914 BLF178P DMC16 2A152 TMR0510 LE27ABD CNY7009 AT405S12
Product Description
Full Text Search
 

To Download ILX514 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 ILX514
3918-pixel CCD Linear Image Sensor (B/W) For the availability of this product, please contact the sales office.
Description The ILX514 is a reduction type CCD linear sensor developed for high resolution facsimiles and copiers. This sensor reads A4-size documents at a density of 400 DPI (Dot Per Inch). A built-in timing generator and clock-drivers ensure direct drive at 5V logic for easy use. In addition, reset pulse can be switched between internal generation and external input. Features * Number of effective pixels: 3918 pixels * Pixel size: 7m x 7m (7m pitch) * Built-in timing generator and clock-drivers * Ultra low lag/ultra high sensitivity/low dark output * Single output method * Maximum clock frequency: 5MHz Absolute Maximum Ratings * Supply voltage VDD1 VDD2 * Operating temperature * Storage temperature Pin Configuration (Top View) 22 pin DIP (Cer-DIP)
11 6 -10 to +60 -30 to +80
V V C C
NC GND VDD1 VOUT GND ROG NC VDD2 RSSW
1 2 3 4 5 6 7 8 9
1
22 CLK 21 20 19 18 17 16 15 14 13 VDD1 RS/SH VDD1 VDD1 GND NC GND GND NC NC
NC 10 NC 11 3918
12
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
-1-
E93302C78-PS
Block Diagram
VDD1
GND
NC
VDD1
NC
VDD1
21 18 17 16 15 14 12
19 13
Clock-drivers
CCD analog shift register . Read out gate
S2
D17
D18
D98
D99
* Output amplifier * Sample-and-hold circuit * Feed through suppression circuit
Read out gate CCD analog shift register
NC Clock-drivers
1
Clock pulse generator Sample-and-hold pulse generator
Mode selector
S3917
S3918
Read out gate pulse generator
D116
10 11 6
4
S1
VOUT
GND
2 7 22
3
5 8
GND
9
20
NC
NC
VDD1
GND
GND
VDD2
CLK
NC
NC
RSSW
RS/SH
ROG
-2-
ILX514
ILX514
Pin Description Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Symbol NC GND VDD1 VOUT GND ROG NC VDD2 NC GND 9V power supply Signal output GND Clock pulse NC Description
5V power supply 1 Reset pulse swithover pin RSSW NC NC NC NC GND GND NC GND VDD1 VDD1 NC NC NC NC GND GND NC GND 9V power supply 9V power supply
RS/SH1 Clock pulse or with S/H; without S/H switch VDD1 CLK 9V power supply Clock pulse
1 Output mode is changeable as follows. 20pin 9pin GND VDD1 GND Internal RS without S/H -- VDD1 Internal RS with S/H -- RS -- External RS without S/H
-3-
ILX514
Recommended Voltage Item VDD1 VDD2 Min. 8.5 4.75 Typ. 9.0 5.0 Max. 9.5 5.25 Unit V V
Note) Rules for raising and lowering power supply voltage To raise power supply voltage, first raise VDD1 (9V) and then VDD2 (5V). To lower voltage, first lower VDD2 (5V) and then VDD1 (9V).
Clock Characteristics Item Input capacity of CLK pin Input capacity of ROG pin Input capacity of RS/SH pin Frequency of CLK Frequency of RS Symbol CCLK CROG CRS/SH fCLK fRS Min. -- -- -- -- -- Typ. 10 10 10 1 1 Max. -- -- -- 5 5 Unit pF pF pF MHz MHz
-4-
ILX514
Electro-optical Characteristics (Note 1) (Ta = 25C, VDD1 = 9V, VDD2 = 5V, CLK = 1MHz, Internal RS mode without S/H, Light source = 3200K, IR cut filter, CM-500S (t = 1.0mm)) Item Sensitivity 1 Sensitivity 2 Sensitivity nonuniformity Saturation output voltage Saturation exposure Even and odd black level DC difference Dark voltage average Dark signal nonuniformity Image lag 9V supply current 5V supply current Total transfer efficiency Output impedance Offset level Dynamic range Symbol R1 R2 PRNU VSAT SE V VDRK DSNU IL IVDD1 IVDD2 TTE ZO VOS DR Min. 7.5 -- -- 1.0 0.072 -- -- -- -- -- -- 92 -- -- 500 Typ. 10.8 24.6 4 1.5 0.139 1.0 0.3 0.6 0.02 16 2.1 98 600 3.0 5000 Max. 13.9 -- 10 -- -- 10 2 3 -- 32 5.0 -- -- -- -- Unit V/(lx * s) V/(lx * s) % V lx * s mV mV mV % mA mA % V -- Remarks Note 2 Note 3 Note 4 Note 5 Note 6 Note 7 Note 8 Note 9 Note 10 -- -- -- -- Note 11 Note 12
Notes) 1) In accordance with the given electrooptical characteristics, the even black level is defined as the mean value of D8, D10, D12 and D14. The odd black level is defined as the mean value of D7 , D9, D11 and D13. 2) For the sensitivity test light is applied with a uniform intensity of illumination. 3) W lamp (2854K) 4) PRNU is defined as indicated below. Ray incidence conditions are the same as for Note 2. PRNU = (VMAX - VMIN)/2 x 100 [%] VAVE
Where the 3918 pixels are divided into blocks of 98, even and odd pixels, respectively (Even and odd last blocks are 97). The maximum output of each block is set to VMAX, the minimum output to VMIN and the average output to VAVE. 5) Use below the minimum value of the saturation output voltage. 6) Saturation exposure is defined as follows. SE = VSAT R1
7) Indicates the DC difference in value between odd black level and even black level. 8) Optical signal accumulated time int stands at 10ms.
-5-
ILX514
9) The difference between the maximum and mean values of the dark output voltage is calculated for even and odd respectively. The larger value is defined as the dark signal nonuniformity. Optical signal accumulated time int stands at 10ms. 10) VOUT = 500mV (Typ.) 11) Vos is defined as indicated below.
Vout VOS GND
12) Dynamic range is defined as follows. DR = VSAT VDRK
When optical accumulated time is shorter, the dynamic range gets wider because dark voltage is in proportion to optical accumulated time.
-6-
Application Circuit
CLK
RS
9V
5V
22 12 NC CLK VDD1 (D) RS/SH (D) VDD1 (A) VDD1 (A) GND (D) NC GND (D) GND NC
21
20
19
18
17
16
15
14
13
-7-
NC 1 6 NC 7 (A) GND 2 (A) VDD1 3 ROG (A) GND 5 (A) VOUT 4 (D) VDD2 8 1k Output signal 2SA1175 ROG
(D) RSSW 9
NC 10
NC 11
0.01
10/16V 10/10V 0.01
This application circuit shows when RS is used externally. connect pins (A) to the analog ( When noise influencetointo output signal is large,and also use aindicated by capacitor of large power supply and ) pins indicated by (D) the digital power supply, decoupling capacitance. ILX514 Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.
Clock Timing Diagram
5
ROG
0
4034
1
1
5
CLK
0
5
RS
0
D1
2 3 4
D16 D17 D18 D19 D20
D96 D97 D98 S1 S2 S3 S4
D2 D3 D4 D5 D6
VOUT
Optical black (80 pixels)
Dummy signal (98 pixels)
Effective picture elements signal (3918 pixels)
1-line output period (4034 pixels) ILX514 This clock timing diagram shows when RS is used externally.
S3915 S3916 S3917 S3918 D99 D100 D106 D107 D108 D109
Dummy signal (18 pixels)
D116
2
-8-
ILX514
Clock Pulse Waveform Conditions CLK, ROG pulse related
t8 t9
ROG
t2
CLK
t1
t3
Internal RS mode
t8 t9
CLK
t4
t5
Vout t10 t11 t10
External RS mode
CLK
t4
t5
t9
t8
RS
t7
t6
t13 t12
t10
-9-
ILX514
Item ROG, CLK pulse timing ROG, CLK pulse timing ROG pulse high level period CLK pulse high level period CLK pulse low level period RS pulse low level period CLK, RS pulse timing Input clock pulse rise/fall time Input clock pulse voltage High level Low level Internal RS Signal output delay time External RS 1 Recommended condition during CLK = 1MHz. t1 t3 t2 t4 t5 t6 t7 t8, t9
Symbol
Min. 100 800 800 100 100 40 100 -- 4.5 0 -- -- -- --
Typ. 200 1000 1000 5001 5001 1001 5501 5 5.0 -- 110 65 40 75
Max. -- -- -- -- -- -- t1 + t2 10 5.5 0.5 -- -- -- --
Unit ns ns ns ns ns ns ns ns V V ns ns ns ns
VCLK, VROG VRS t10 t11 t12 t13
- 10 -
ILX514
Example of Representative Characteristics (VDD1 = 9V, VDD2 = 5V, Ta = 25C)
Spectral sensitivity characteristics (Standard characteristics)
1.0
0.8
Relative sensitivity
0.6
0.4
0.2
0 400
500
600
700 800 Wavelength [nm]
900
1000
MTF of main scanning direction (Standard characteristics)
0 1.0 Spatial frequency [cycles/mm] 14.3 28.6 42.9 57.1 71.4
0.8
0.6
MTF
0.4 0.2 0 0 0.2 0.4 0.6 0.8 Normalized spatial frequency 1.0
Dark signal output temperature characteristics (Standard characteristics)
Integration time output voltage characteristics (Standard characteristics)
10 5
Output voltage rate
Output voltage rate
0
1
1 0.5
0.5
0.1 10 20 30 40 50 Ta - Ambient temperature [C] 60
0.1 1 5 int - Integration time [ms] 10
- 11 -
ILX514
Operational frequency characteristics of the VDD1 supply current (Standard characteristics)
Operational frequency characteristics of the VDD2 supply current (Standard characteristics)
IVDD1 - VDD1 supply current [mA]
IVDD2 - VDD2 supply current [mA]
0
20
15
10
10
5
0 1 2 3 4 fCLK - CLK clock frequency [MHz] 5
0 0 1 2 3 4 fCLK - CLK clock frequency [MHz] 5
Offset level vs. VDD1 characteristics (Standard characteristics)
6 Ta = 25C 5 5 6
Offset level vs. VDD2 characteristics (Standard characteristics)
Ta = 25C
Vos - Offset level [V]
4
Vos - Offset level [V]
4
3
3
2
Vos VDD1
2
0.35 1
Vos VDD2
-0.14
1
0 8.5 VDD1 [V] 9 9.5
0 4.75 VDD2 [V] 5 5.25
Offset level vs. Temperature characteristics (Standard characteristics)
6
5
Vos - Offset level [V]
4
3
2
Vos Ta
-0.8mV/C
1
0 0 10 30 50 20 40 Ta - Ambient temperature [C] 60
- 12 -
ILX514
Notes on Handling 1) Static charge prevention CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures. a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes. b) When handling directly use an earth band. c) Install a conductive mat on the floor or working table to prevent the generation of static electricity. d) Ionized air is recommended for discharge when handling CCD image sensor. e) For the shipment of mounted substrates, use boxes treated for prevention of static charges. 2) Regulation for raising and lowering the power supply voltage When raising the supply voltage, first raise VDD1 (9V) and then VDD2 (5V). Similarly, lower VDD2 (5V) first and then VDD1 (9V). 3) Notes on handling CCD Cer-DIP Packages The following points should be observed when handling and installing cer-DIP packages. a) Remain within the following limits when applying a static load to the ceramic portion of the package: (1) Compressive strength: 39N/surface (Do not apply any load more than 0.7mm inside the outer perimeter of the glass portion.) (2) Shearing strength: 29N/surface (3) Tensile strength: 29N/surface (4) Torsional strength: 0.9Nm
Upper ceramic layer 39N 29N 29N 0.9Nm
Lower ceramic layer
(1)
Low-melting glass
(2)
(3)
(4)
b) In addition, if a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the ceramic portion. Therefore, for installation, either use an elastic load, such as a spring plate, or an adhesive. c) Be aware that any of the following can cause the glass to crack: because the upper and lower ceramic layers are shielded by low-melting glass, (1) Applying repetitive bending stress to the external leads. (2) Applying heat to the external leads for an extended period of time with soldering iron. (3) Rapid cooling or heating. (4) Applying a load or impact to a limited portion of the low-melting glass with a small-tipped tool such as tweezers. (5) Prying the upper or lower ceramic layers away at a support point of the low-melting glass. Note that the preceding notes should also be observed when removing a component from a board after it has already been soldered. - 13 -
ILX514
4) Soldering a) Make sure the package temperature does not exceed 80C. b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently. c) To dismount an image sensor, do not use a solder suction equipment. When using an electric desoldering tool, ground the controller. For the control system, use a zero cross type. 5) Dust and dirt protection a) Operate in clean environments. b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface, blow it off with an air blower. (For dirt stuck through static electricity ionized air is recommended.) c) Clean with a cotton bud and ethyl alcohol if the grease stained. Be careful not to scratch the glass. d) Keep in a case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences. 6) Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions. 7) CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.
- 14 -
Package Outline
Unit: mm
22pin DIP (400mil)
22
12
5.0 0.5
1 40.2
11
4.0 0.5
3.65
2.54 0.3
M
0.51
PACKAGE STRUCTURE
PACKAGE MATERIAL
Cer-DIP
LEAD TREATMENT
TIN PLATING
LEAD MATERIAL
42 ALLOY
PACKAGE WEIGHT
5.2g
4.45 0.5
- 15 -
1. The height from the bottom to the sensor surface is 2.45 0.3mm. 2. The thickness of the cover glass is 0.8mm, and the refractive index is 1.5.
(AT STAND OFF) 10.16
H
0.25
No.1 Pixel
10.0 0.5
V
9.0
0 to 9
8.19 0.8
41.6 0.5 27.426 (7m x 3918Pixels)
ILX514


▲Up To Search▲   

 
Price & Availability of ILX514

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X